

# Application Note **AN521**

## Example CoreLink™ SSE-200 Subsystem for MPS2+

Non-Confidential



## Example CoreLink™ SSE-200 Subsystem for MPS2+

Copyright © 2018 Arm. All rights reserved.

### Release Information

The following changes have been made to this Application Note.

Change History			
Date	Issue	Confidentiality	Change
05/06/2017	A	Non-Confidential	First Release.
07/05/2018	B	Non-Confidential	Added PSRAM to AHB PPC table. Fixed MHU IRQs. Updates relevant to using SSE-200 r1p0-00eac0 in this release. Updated and corrected memory maps. Updated system block diagram.

### Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.**

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <http://www.arm.com/company/policies/trademarks>.

Copyright © 2013–2016, 2018 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.  
110 Fulbourn Road, Cambridge, England CB1 9NJ.  
LES-PRE-20349

### Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. Unrestricted Access is an Arm internal classification.

### Product Status

The information in this document is Final, that is for a developed product.

# Contents

## Example CoreLink™ SSE-200 Subsystem for MPS2+

<b>1</b>	<b>Conventions and Feedback.....</b>	<b>1-4</b>
<b>2</b>	<b>Preface.....</b>	<b>2-0</b>
2.1	Purpose of this application note.....	2-0
2.2	References.....	2-0
2.3	Terms and abbreviations .....	2-0
2.4	Subsystem version details .....	2-1
2.5	Encryption key.....	2-1
<b>3</b>	<b>Overview.....</b>	<b>3-2</b>
3.1	System block diagram.....	3-2
3.2	SIE-200 components .....	3-3
3.3	Memory protection note .....	3-3
3.4	Memory Map Overview.....	3-4
<b>4</b>	<b>Programmers Model.....</b>	<b>4-11</b>
4.1	CMSDK and SIE-200 components .....	4-11
4.2	External ZBT Synchronous SRAM (SSRAM1) .....	4-11
4.3	External ZBT Synchronous SRAM (SSRAM2 & SSRAM3).....	4-11
4.4	External PSRAM .....	4-11
4.5	AHB GPIO.....	4-12
4.6	SPI (Serial Peripheral Interface) .....	4-12
4.7	SBCon (I <sup>2</sup> C) .....	4-12
4.8	UART .....	4-13
4.9	Color LCD serial interface.....	4-13
4.10	Ethernet.....	4-13
4.11	VGA.....	4-13
4.12	Audio I <sup>2</sup> S .....	4-14
4.13	Audio Configuration .....	4-15
4.14	FPGA system control and I/O .....	4-16
4.15	Serial Configuration Controller (SCC).....	4-17
<b>5</b>	<b>Clock architecture .....</b>	<b>5-20</b>
5.1	Clocks .....	5-20
<b>6</b>	<b>FPGA Secure Privilege Control.....</b>	<b>6-22</b>
<b>7</b>	<b>Interrupt Map.....</b>	<b>7-25</b>
7.1	UARTS Interrupts.....	7-27
<b>8</b>	<b>Debug configuration .....</b>	<b>8-28</b>
8.1	Debug access ports .....	8-28
8.2	Supported debug and trace interfaces.....	8-28
8.3	DS-5 16-bit trace pod.....	8-28
8.4	ICache with software breakpoint debug.....	8-29
<b>9</b>	<b>Shield Support .....</b>	<b>9-30</b>
<b>10</b>	<b>Configurations .....</b>	<b>10-32</b>

10.1	SSE-200 Subsystem .....	10-32
10.2	Cortex-M33 .....	10-32

# 1 Conventions and Feedback

The following describes the typographical conventions and how to give feedback:

## Typographical conventions

The following typographical conventions are used:

<code>monospace</code>	denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.
<u><code>monospace</code></u>	denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
<code>monospace</code> <i>italic</i>	denotes arguments to commands and functions where the argument is to be replaced by a specific value.
<code>monospace</code> <b>bold</b>	denotes language keywords when used outside example code.
<i>italic</i>	highlights important notes, introduces special terminology, denotes internal cross-references, and citations.
<b>bold</b>	highlights interface elements, such as menu names. Denotes signal names. Also used for emphasis in descriptive lists, where appropriate.

## Feedback on this product

If you have any comments and suggestions about this product, contact your supplier and give:

- Your name and company.
- The serial number of the product.
- Details of the release you are using.
- Details of the platform you are using, such as the hardware platform, operating system type and version.
- A small standalone sample of code that reproduces the problem.
- A clear explanation of what you expected to happen, and what actually happened.
- The commands you used, including any command-line options.
- Sample output illustrating the problem.
- The version string of the tools, including the version number and build numbers.

## Feedback on documentation

If you have comments on the documentation, e-mail [errata@arm.com](mailto:errata@arm.com). Give:

- The title.
- The number, Arm DAI 0521B.
- If viewing online, the topic names to which your comments apply.
- If viewing a PDF version of a document, the page numbers to which your comments apply.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.

Arm periodically provides updates and corrections to its documentation on the Arm Information Center, together with knowledge articles and *Frequently Asked Questions* (FAQs).

#### **Other information**

- Arm Information Center, <http://infocenter.arm.com/help/index.jsp>
- Arm Technical Support Knowledge Articles,  
<http://infocenter.arm.com/help/topic/com.arm.doc.faq/index.html>
- Arm Support and Maintenance,  
<http://www.arm.com/support/services/support-maintenance.php>
- Arm Glossary, <http://infocenter.arm.com/help/topic/com.arm.doc.aeg0014g/index.html>

The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

## 2 Preface

### 2.1 Purpose of this application note

This document discusses the operation of Arm Application Note AN521. This is a Soft Macro Model (SMM) implementation of the SSE-200 subsystem with SIE-200 and CMSDK components targeting the MPS2+ FPGA Prototyping board.

### 2.2 References

- *Arm DDI 0218 – PrimeCell® SingleMaster DMA Controller (PL081) Technical Reference Manual.*
- *Arm 100112\_0200\_07\_en– Arm® MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual*
- *MCBQVGA-TS-Display-v12 – Keil MCBSTM32F200 display board schematic.*
- *Arm DDI 0574B – Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual.*
- *Arm DDI 0479C – Cortex™-M System Design Kit Technical Reference Manual*
- *Arm DDI 0571F – Arm® CoreLink™ SIE-200 System IP for Embedded Technical Reference Manual*

### 2.3 Terms and abbreviations

<b>CMSDK</b>	Cortex-M System Design Kit.
<b>DMA</b>	Direct Memory Access.
<b>MCC</b>	Motherboard Configuration Controller.
<b>RAM</b>	Random Access Memory.
<b>FPGA</b>	Field Programmable Gate Array.
<b>SCC</b>	Serial Configuration Controller.
<b>TRM</b>	Technical Reference Manual.
<b>APB</b>	Advanced Peripheral Bus.
<b>AHB</b>	Advanced High-performance Bus.
<b>RTL</b>	Register Transfer Level.
<b>SMM</b>	Soft Macrocell Model.
<b>MSC</b>	Master Security Controller
<b>PPC</b>	Peripheral Protection Controller
<b>EAM</b>	Exclusive Access Controller
<b>MPC</b>	Memory Protection Controller
<b>IDAU</b>	Implementation Defined Attribution Unit
<b>MPS2+</b>	MPS2+ FPGA Prototyping board

## 2.4 Subsystem version details

This SMM is generated using various packages. These are detailed below.

Version	Descriptions
BP210 r1p0	<b>Cortex®-M System Design Kit</b> Full version of the design kit supporting Cortex-M0, Cortex-M0 DesignStart®, Cortex-M0+, Cortex-M3 and Cortex-M4. Also contains the AHB Bus Matrix and advanced AHB components.
r3p1	<b>SIE-200</b> SIE-200 is a system IP library to enable ARMv8-M and TrustZone® for v8-M ecosystem. All SIE-200 components have AHB5 interfaces to support Armv8-M processors.
r0p2-00eac0	<b>Arm® Cortex®-M33</b> EAC release
r1p2	<b>PL081</b> PrimeCell® Single Master DMA Controller
r1p4	<b>PL022</b> Arm PrimeCell® Synchronous Serial Port

**Table 2-1 : Module versions**

## 2.5 Encryption key

Arm programs the MPS2+ motherboard with a decryption key. This key is required to decrypt prebuilt images.

### **Caution**

A battery supplies power to the key storage area of the FPGA. Any keys stored in the FPGA might be lost when battery power is lost. If this happens you must return the board to Arm for reprogramming of the key.



# 3 Overview

## 3.1 System block diagram

Figure 3-1 : System Overview, shows the high-level diagram of the full SMM-SSE-200 MPS2+ FPGA System.




Figure 3-1 : System Overview

Note how the FPGA Subsystem extends the SSE-200 Subsystem by adding to its expansion interfaces.

## 3.2 SIE-200 components

The following SIE-200 components are used in the FPGA wrapper for the SSE-200 Subsystem:

- TrustZone AHB5 peripheral protection controller.
- TrustZone AHB5 master security controller.
- AHB5 bus matrix.
- AHB5 to AHB5 synchronous bridge.
- AHB5 to APB synchronous bridge.
- TrustZone APB4 peripheral protection controller.
- TrustZone AHB5 memory protection controller.
- AHB5 exclusive access monitor.
- AHB5 default slave.

## 3.3 Memory protection note

The SIE-200 MPC and PPC components can affect memory and IO security management and must be configured as required for your application. See *Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual* (Arm DDI 0574B).

### 3.4 Memory Map Overview

This memory map includes information regarding IDAU security information for memory regions. For more information on these, please refer to the SIE-200 components documentation.

ROW ID	Address		Size	Region Name	Description	Alias With Row ID	IDAU Region Values		
	From	To					Security	IDAUI D	NSC
1	0x0000_0000	0x0DFF_FFFF	224MB	Code Memory	Maps to AHB5 Master Expansion Code Interface	4	NS	0	0
2	0x0E00_0000	0x0E00_1FFF	8KB	NVM code	CryptoCell APB code Interface	5			
3	0x0E00_2000	0x0FFF_FFFF	-	Reserved	Reserved				
4	0x1000_0000	0x1DFF_FFFF	224MB	Code Memory	Maps to AHB5 Master Expansion Code Interface	1	S	1	CODE NSC
5	0x1E00_0000	0x1E00_1FFF	8KB	NVM code	CryptoCell APB code Interface				
6	0x1E00_2000	0x1FFF_FFFF	-	Reserved	Reserved				
7	0x2000_0000	0x20FF_FFFF	16MB	Internal SRAM	Internal SRAM Area	10	NS	2	0
8	0x2100_0000	0x27FF_FFFF	112MB	Reserved	Reserved				
9	0x2800_0000	0x2FFF_FFFF	128MB	Expansion 0	Maps to AHB5 Master Expansion 0 Interface	12			
10	0x3000_0000	0x30FF_FFFF	16MB	Internal SRAM	Internal SRAM Area	7	S	3	RAMNSC
11	0x3100_0000	0x37FF_FFFF	112MB	Reserved	Reserved				
12	0x3800_0000	0x3FFF_FFFF	128MB	Expansion 0	Maps to AHB5 Master Expansion 0 Interface	9			
13	0x4000_0000	0x4000_FFFF	64KB	Base Peripheral	Base Element Peripheral Region	20	NS	4	0
14	0x4001_0000	0x4001_FFFF	64KB	Private CPU	CPU Element Peripheral Region	21			
15	0x4002_0000	0x4003_FFFF	128KB	System Control	System Control Element Peripheral region	22			
16	0x4004_0000	0x4004_FFFF	64KB	Reserved	Reserved				
17	0x4005_0000	0x4007_FFFF	192KB	Reserved	Reserved				
18	0x4008_0000	0x400F_FFFF	512KB	Base Peripheral	Base Element Peripheral Region	25			
19	0x4010_0000	0x4FFF_FFFF	255MB	Expansion 1	Maps to AHB5 Master Expansion 1 Interface	26	S	5	0
20	0x5000_0000	0x5000_FFFF	64KB	Base Peripheral	Base Element Peripheral Region	13			
21	0x5001_0000	0x5001_FFFF	64KB	Private CPU	CPU Element Peripheral Region	14			
22	0x5002_0000	0x5003_FFFF	128KB	System Control	System Control Element Peripheral region	15			

23	0x5004_0000	0x5004_FFFF	64KB	Reserved	Reserved				
24	0x5005_0000	0x5007_FFFF	192KB	Reserved	Reserved				
25	0x5008_0000	0x500F_FFFF	512KB	Base Peripheral	Base Element Peripheral Region	18			
26	0x5010_0000	0x5FFF_FFFF	255MB	Expansion 1	Maps to AHB5 Master Expansion 1 Interface	19			
27	0x6000_0000	0x6FFF_FFFF	256MB	Expansion 0	Maps to AHB5 Master Expansion 0 Interface	28	NS	6	0
28	0x7000_0000	0x7FFF_FFFF	256MB	Expansion 0	Maps to AHB5 Master Expansion 0 Interface	27	S	7	0
29	0x8000_0000	0x8FFF_FFFF	256MB	Expansion 1	Maps to AHB5 Master Expansion 1 Interface	30	NS	8	0
30	0x9000_0000	0x9FFF_FFFF	256MB	Expansion 1	Maps to AHB5 Master Expansion 1 Interface	29	S	9	0
31	0xA000_0000	0xAFFF_FFFF	256MB	Expansion 1	Maps to AHB5 Master Expansion 1 Interface	32	NS	A	0
32	0xB000_0000	0xBFFF_FFFF	256MB	Expansion 1	Maps to AHB5 Master Expansion 1 Interface	31	S	B	0
33	0xC000_0000	0xCFFF_FFFF	256MB	Expansion 1	Maps to AHB5 Master Expansion 1 Interface	34	NS	C	0
34	0xD000_0000	0xDFFF_FFFF	256MB	Expansion 1	Maps to AHB5 Master Expansion 1 Interface	33	S	D	0
35	0xE000_0000	0xE00F_FFFF	1MB	PPB	Private Peripheral Bus. Local to each CPU	37	Exempt		
36	0xE010_0000	0xEFFF_FFFF	255MB	Expansion 1	Maps to AHB5 Master Expansion 1 Interface	38	NS	E	0
37	0xF000_0000	0xF00F_FFFF	1MB	System Debug	System Debug	35	Exempt		
38	0xF010_0000	0xFFFF_FFFF	255MB	Expansion 1	Maps to AHB5 Master Expansion 1 Interface	36	S	F	0

**Table 3-1 : Memory map overview**

### 3.4.1 External ZBT SRAMs Synchronous SRAM for Code (SSRAM1)

4MB of ZBT memory is available in the code region of the memory map. The memory is named SSRAM1 and is mapped both to the Non-secure and secure code memory region as shown in Table 3-2. To provide security gating, an MPC is placed before this memory. It is called SSRAM1MPC, its configuration interface is located at 0x5800\_7000 and its interrupt signal is connected to S\_MPCEXP\_STATUS[0]. All unused regions in the code memory space return bus error responses when accessed.

ROW ID	Address From	To	Size	Region Name	Description	Alias With Row ID	IDAU Region Values Security	IDAUID	NSC
1	0x0000_0000	0x003F_FFFF	4MB	Code Memory	ZBT SRAM (SSRAM1)	6	NS	0	0
2	0x0040_0000	0x007F_FFFF	4MB		SSRAM1 alias	7			
3	0x0080_0000	0x0DFF_FFFF	116MB		Not used. Returns Bus Errors when accessed.	-			
4	0x0E00_0000	0x0E00_1FFF	8KB	NVM code	Reserved	9	S	1	CODE NSC
5	0x0E00_2000	0x0FFF_FFFF	~32MB	Reserved	Reserved	-			
6	0x1000_0000	0x103F_FFFF	4MB	Code Memory	ZBT SRAM (SSRAM1)	1			
7	0x1040_0000	0x107F_FFFF	4MB		SSRAM1 alias	2			
8	0x1080_0000	0x1DFF_FFFF	116MB		Not used. Returns Bus Errors when accessed.	-			
9	0x1E00_0000	0x1E00_1FFF	8KB	Reserved	Reserved	5	-		
10	0x1E00_2000	0x1FFF_FFFF	~32MB	Reserved	Reserved	-			

**Table 3-2 : External SSRAM1 mapping to Code Memory**

Because 4MB of memory exists in an 8MB window, the top 4MB of that window is aliased with the lower 4MB. As a result, both will share the same security setting. This ensures that there are no security holes that allow secure and non-secure access to the same physical location on the ZBT SSRAM at the same time.

The SSRAM1MPC is configured as follows:

DATA_WIDTH	32bits	Data Width: 32bits
ADDR_WIDTH	22	Address Width. Set at 22bits to support 4 Mbyte of memory space.
MASTER_WIDTH	5	HMASTER signal width. 5-bit for 32 masters
USER_WIDTH	0	User signal width parameter, default: 1, ports tied if 0
BLK_SIZE	8	Block size: (1 << BLK_SIZE) bytes, min. value: 5, max. value: 20. Set at 8 for 256 byte blocks.
GATE_RESP	0	Response on data AHB when accessed during programming lock: 0 – Add wait states until lock is released (default) 1 – Drive bus error

**Table 3-3 : SSRAM1MPC Configuration settings.**

### 3.4.2 External ZBT SRAMs Synchronous SRAM (SSRAM2 and SSRAM3)

4MB of ZBT memory is available in the expansion 0 region of the memory map. The memory is formed by the combination of memories SSRAM2 and SSRAM3. All unused regions shown in the table return bus error responses when accessed.

ROW ID	Address		Size	Region Name	Description	Alias With Row ID	IDAU Region Values		
	From	To					Security	IDAUID	NSC
1	0x2000_0000	0x2000_7FFF	32KB	SRAM	FPGA Block Ram	11			
2	0x2000_8000	0x2000_FFFF	32KB	SRAM	FPGA Block Ram	12			
3	0x2001_0000	0x2001_7FFF	32KB	SRAM	FPGA Block Ram	13			
4	0x2001_8000	0x2001_FFFF	32KB	SRAM	FPGA Block Ram	14			
5	0x2002_0000	0x23FF_FFFF	~64MB	Reserved	Reserved				
6	0x2400_0000	0x2400_3FFF	4KB	Reserved	MTB		NS	2	0
7	0x2400_4000	0x27FF_FFFF	~64MB	Reserved	Reserved				
8	<b>0x2800_0000</b>	<b>0x281F_FFFF</b>	<b>2MB</b>	Expansion 0	<b>ZBT SRAM (SSRAM2)</b>	16			
9	<b>0x2820_0000</b>	<b>0x283F_FFFF</b>	<b>2MB</b>		<b>ZBT SRAM (SSRAM3)</b>	17			
10	0x2840_0000	0x2FFF_FFFF	124MB		Not used. Returns Bus Errors when accessed.				
11	0x3000_0000	0x3000_7FFF	32KB	SRAM	FPGA Block Ram	1			
12	0x3000_8000	0x3000_FFFF	32KB	SRAM	FPGA Block Ram	2			
13	0x3001_0000	0x3001_7FFF	32KB	SRAM	FPGA Block Ram	3			
14	0x3001_8000	0x3001_FFFF	32KB	SRAM	FPGA Block Ram	4	S	3	RAM NSC
15	0x3002_0000	0x37FF_FFFF	~128MB	Reserved	Reserved				
16	<b>0x3800_0000</b>	<b>0x381F_FFFF</b>	<b>2MB</b>	Expansion 0	<b>ZBT SRAM (SSRAM2)</b>	8			
17	<b>0x3820_0000</b>	<b>0x383F_FFFF</b>	<b>2MB</b>		<b>ZBT SRAM (SSRAM3)</b>	9			
18	0x3840_0000	0x3FFF_FFFF	124MB		Maps to AHB5 Master Expansion 0 Interface				

**Table 3-4 : SSRAM2 and SSRAM3 address mapping**

An Exclusive Access Monitor and a Memory Protection Controller exist on the path of each ZBT SRAM. They support exclusive access and security gating so that blocks of aliased memory can be assigned individually to Secure or Non-secure regions. The two MPCs are as follows:

- SSRAM2MPC is the MPC for SSRAM2. Its APB interface is mapped to address 0x5800\_8000 and its interrupt signal is connected to S\_MPCEXP\_STATUS[1].
- SSRAM3MPC is the MPC for SSRAM3. Its APB interface is mapped to address 0x5800\_9000 and its interrupt signal is connected to S\_MPCEXP\_STATUS[2].

Both SSRAM1MPC and SSRAM2MPC have the same configuration settings as listed in Table 3-5.

Parameter	Configuration	Description
DATA_WIDTH	32bits	Data Width: 32bits
ADDR_WIDTH	22	Address Width. Set at 22bits to support 4 Mbyte of memory space.
MASTER_WIDTH	5	HMASTER signal width. 5-bit for 32 masters
USER_WIDTH	0	User signal width parameter, default: 1, ports tied if 0

BLK_SIZE	8	Block size: (1 << BLK_SIZE) bytes, min. value: 5, max. value: 20. Set at 8 for 256 byte blocks.
GATE_RESP	0	Response on data AHB when accessed during programming lock: 0 – Add wait states until lock is released (default) 1 – Drive bus error

**Table 3-5 : SSRAM2MPC and SSRAM3MPC Configuration settings.**

### 3.4.3 PSRAM

The MPS2+ FPGA prototyping board provides a 16-bit PSRAM interface supporting two banks of Parallel SRAMs each up to 8MB, totaling 16MB of SRAM. These memories are currently mapped only to non-secure SRAM space as follows:

ROW ID	Address From	To	Size	Region Name	Description	Alias With Row ID	IDAU Region Values Security	IDAUID	NSC
1	0x8000_0000	0x80FF_FFFF	16MB	AHB Master Expansion 1 Interface Area	PSRAM		NS	8	0
2	0x8100_0001	0x8FFF_FFFF	246MB		Not used. Returns Bus Errors when accessed.				

**Table 3-6 : External PSRAM mapping to Code Memory**

### 3.4.4 Expansion System peripherals

Other than the SSRAMs, PSRAMs and the Ethernet MAC and PHY, all FPGA peripherals that are extensions to the SSE-200 Subsystem are mapped into two key areas of the memory map:

- 0x4010\_0000 to 0x4FFF\_FFFF Non-Secure region which maps to AHB Master Expansion 1 interface.
- 0x5010\_0000 to 0x5FFF\_FFFF Secure region which maps to AHB Master Expansion 1 interface.

Table 3-7 shows how these peripherals are mapped.

To support TrustZone-Armv8-M and allow Software to map these peripherals to secure or non-secure address space, many peripherals are mapped twice and either APB PPC or AHB PPC is then used to gate access to these peripherals. An FPGA Secure Privilege Control block and a non-secure Privilege Control block then provide controls to these PPC.

For expansion AHB Masters within the system, there is a Master Security Controller (MSC) added to each master with an associated IDAU. Masters that have IDAU are:

- PL081 DMA Engine. All DMAs can be mapped as Secure or Non-Secure Masters. The intention is to support the use-case where for each pair of DMAs that shared a single AHB expansion interface, one is mapped as a secure and another is mapped as non-secure.

ROW ID	Address From	To	Size	Description	Alias With Row ID	IDAU Region Values Security ID
1	0x4010_0000	0x4010_0FFF	4K	GPIO 0	37	NS 4
2	0x4010_1000	0x4010_1FFF	4K	GPIO 1	38	
3	0x4010_2000	0x4010_2FFF	4K	GPIO 2	39	
4	0x4010_3000	0x4010_3FFF	4K	GPIO 3	40	
5	0x4010_4000	0x4010_FFFF		Not used. Returns Bus Errors when accessed.		
6	0x4011_0000	0x4011_0FFF	4K	DMA 0	42	
7	0x4011_1000	0x4011_1FFF	4K	DMA 1	43	
8	0x4011_2000	0x4011_2FFF	4K	DMA 2	44	
9	0x4011_3000	0x4011_3FFF	4K	DMA 3	45	
10	0x4011_4000	0x401F_FFFF		Not used. Returns Bus Errors when accessed.		
11	0x4020_0000	0x4020_0FFF	4K	UART 0 - J10	47	
12	0x4020_1000	0x4020_1FFF	4K	UART 1 - XBEE	48	
13	0x4020_2000	0x4020_2FFF	4K	UART 2 - Reserved	49	
14	0x4020_3000	0x4020_3FFF	4K	UART 3 - Shield 0	50	
15	0x4020_4000	0x4020_4FFF	4K	UART 4 - Shield 1	51	
16	0x4020_5000	0x4020_5FFF	4K	FPGA - PL022 (SPI – J21)	52	
17	0x4020_6000	0x4020_6FFF	4K	FPGA - PL022 (SPI for LCD)	53	
18	0x4020_7000	0x4020_7FFF	4K	FPGA - SBCon I2C (Touch)	54	
19	0x4020_8000	0x4020_8FFF	4K	FPGA - SBCon I2C (Audio Conf)	55	
20	0x4020_9000	0x4020_9FFF	4K	FPGA - PL022 (SPI ADC)	56	
21	0x4020_A000	0x4020_AFFF	4K	FPGA - PL022 (SPI Shield0)	57	
22	0x4020_B000	0x4020_BFFF	4K	FPGA - PL022 (SPI Shield1)	58	
23	0x4020_C000	0x4020_CFFF	4K	SBCon (I <sup>2</sup> C - Shield0)	59	
24	0x4020_D000	0x4020_DFFF	4K	SBCon (I <sup>2</sup> C - Shield1)	60	
25	0x4020_E000	0x402F_FFFF		Not used. Returns Bus Errors when accessed.		
26	0x4030_0000	0x4030_0FFF	4K	FPGA - SCC registers	62	
27	0x4030_1000	0x4030_1FFF	4K	FPGA - I2S (Audio)	63	
28	0x4030_2000	0x4030_2FFF	4K	FPGA - IO (System Ctrl + I/O)	64	
29	0x4030_3000	0x40FF_FFFF		Not used. Returns Bus Errors when accessed.		
30	0x4100_0000	0x4100_FFFF	64K	VGA Console	66	
31	0x4110_0000	0x4113_FFFF	256K	VGA Image	67	
32	0x4114_0000	0x41FF_FFFF		Not used. Returns Bus Errors when accessed.		
33	0x4200_0000	0x420F_FFFF	1M	Ethernet	69	
34	0x4210_0000	0x4800_6FFF		Not used. Returns Bus Errors when accessed.		
35	0x4800_7000	0x4800_7FFF	4K	FPGA Non-Secure Privilege Control		
36	0x4800_8000	0x4FFF_FFFF		Not used. Returns Bus Errors when accessed.		



ROW ID	Address From	To	Size	Description	Alias With Row ID	IDAU Region Values Security ID
37	0x5010_0000	0x5010_0FFF	4K	GPIO 0	1	S 5
38	0x5010_1000	0x5010_1FFF	4K	GPIO 1	2	
39	0x5010_2000	0x5010_2FFF	4K	GPIO 2	3	
40	0x5010_3000	0x5010_3FFF	4K	GPIO 3	4	
41	0x5010_4000	0x5010_FFFF		Not used. Returns Bus Errors when accessed.		
42	0x5011_0000	0x5011_0FFF	4K	DMA 0	6	
43	0x5011_1000	0x5011_1FFF	4K	DMA 1	7	
44	0x5011_2000	0x5011_2FFF	4K	DMA 2	8	
45	0x5011_3000	0x5011_3FFF	4K	DMA 3	9	
46	0x5011_4000	0x501F_FFFF		Not used. Returns Bus Errors when accessed.		
47	0x5020_0000	0x5020_0FFF	4K	UART 0 - J10	11	
48	0x5020_1000	0x5020_1FFF	4K	UART 1 - XBEE	12	
49	0x5020_2000	0x5020_2FFF	4K	UART 2 - Reserved	13	
50	0x5020_3000	0x5020_3FFF	4K	UART 3 - Shield 0	14	
51	0x5020_4000	0x5020_4FFF	4K	UART 4 - Shield 1	15	
52	0x5020_5000	0x5020_5FFF	4K	FPGA - PL022 (SPI)	16	
53	0x5020_6000	0x5020_6FFF	4K	FPGA - PL022 (SPI for LCD)	17	
54	0x5020_7000	0x5020_7FFF	4K	FPGA - SBCon I2C (Touch)	18	
55	0x5020_8000	0x5020_8FFF	4K	FPGA - SBCon I2C (Audio Conf)	19	
56	0x5020_9000	0x5020_9FFF	4K	FPGA - PL022 (SPI ADC)	20	
57	0x5020_A000	0x5020_AFFF	4K	FPGA - PL022 (SPI Shield0)	21	
58	0x5020_B000	0x5020_BFFF	4K	FPGA - PL022 (SPI Shield1)	22	
59	0x5020_C000	0x5020_CFFF	4K	SBCon (Shield0)	23	
60	0x5020_D000	0x5020_DFFF	4K	SBCon (Shield1)	24	
61	0x5020_E000	0x502F_FFFF		Not used. Returns Bus Errors when accessed.		
62	0x5030_0000	0x5030_0FFF	4K	FPGA - SCC registers	26	
63	0x5030_1000	0x5030_1FFF	4K	FPGA - I2S (Audio)	27	
64	0x5030_2000	0x5030_2FFF	4K	FPGA - IO (System Ctrl + I/O)	28	
65	0x5030_3000	0x50FF_FFFF		Not used. Returns Bus Errors when accessed.		
66	0x5100_0000	0x5100_FFFF	64K	VGA Console	30	
67	0x5110_0000	0x5113_FFFF	256K	VGA Image	31	
68	0x5114_0000	0x51FF_FFFF		Not used. Returns Bus Errors when accessed.		
69	0x5200_0000	0x520F_FFFF	1M	Ethernet	33	
70	0x5210_0000	0x5800_6FFF		Not used. Returns Bus Errors when accessed.		
71	0x5800_7000	0x5800_7FFF	4K	SSRAM1 Memory Protection Controller (MPC)		
72	0x5800_8000	0x5800_8FFF	4K	SSRAM2 Memory Protection Controller (MPC)		
73	0x5800_9000	0x5800_9FFF	4K	SSRAM3 Memory Protection Controller (MPC)		
74	0x5800_A000	0x5FFF_FFFF		Not used. Returns Bus Errors when accessed.		

**Table 3-7 : FPGA Expansion Peripheral Map**

## 4 Programmers Model

### 4.1 CMSDK and SIE-200 components

This programmer's model is supplemental to the CMSDK, SSE-200 Subsystem, and SIE-200 documentation, which covers many of the included components in more detail. Figure 3-1 : System Overview shows the connectivity of the system.

### 4.2 External ZBT Synchronous SRAM (SSRAM1)

SSRAM1 is ZBT RAM in the CODE region. This is interfaced to two external 32-bit ZBT SSRAM devices in parallel, forming a 64-bit ZBT SSRAM. 8MB of memory space is allocated, but only 4MB is used (each ZBT SSRAM is 2MB).

### 4.3 External ZBT Synchronous SRAM (SSRAM2 & SSRAM3)

The ZBT SSRAM is set up as two external ZBT SSRAMs, connected to two independent ZBT interfaces. 8MB of memory space is allocated, but only 4MB is used (each ZBT SSRAM is 2MB).

The address of the ZBT SSRAM is interleaved as shown in the table below.

Upper 32-bit ZBT SSRAM3	Lower 32-bit ZBT SSRAM2
0x287F_FFFC (wrap round to 0x283F_FFFC)	0x287F_FFF8 (wrap round to 0x283F_FFF8)
...	...
0x2840_0004 (wrap round to 0x2800_0004)	0x2840_0000 (wrap round to 0x2800_0000)
0x283F_FFFC	0x283F_FFF8
...	...
0x2800_000C	0x2800_0008
0x2800_0004	0x2800_0000

**Table 4-1 : 32-bit ZBT Memory Map**

This memory is also accessible at 0x3800\_0000 and is interleaved in the same way at that address.

Note: SSRAM2 and SSRAM3 are in the SRAM region. Running code from SRAM region is slower than from CODE region because the internal bus structure is not optimized for running programs from this region.

### 4.4 External PSRAM

A 16MB 16-bit PSRAM area is available and the memory map allocates the address range 0x8000\_0000 - 0x80FF\_FFFF. This enables large test programs to be used, for example *uClinux*, in the External RAM region of the Cortex-M memory space.

Note: PSRAM is in the SRAM region. Running code from SRAM region is slower than from CODE region because the internal bus structure is not optimized for running programs from this region.

## 4.5 AHB GPIO

The SMM uses four CMSDK AHB GPIO blocks, each providing 16 bits of IO. These are connected to the EXP port as follows.

EXP Port	GPIO
EXP[15:0]	GPIO0[15:0]
EXP[31:16]	GPIO1[31:16]
EXP[47:32]	GPIO2[47:32]
EXP[51:48]	GPIO3[51:48]
EXP[63:49]	Not used. Read as 0.

**Table 4-2 : GPIO Mapping**

The GPIO alternative function lines select if peripherals or GPIOs are available for each pin. See section 9 - Shield Support for mappings.

## 4.6 SPI (Serial Peripheral Interface)

The SMM implements five PL022 SPI modules:

- One general-purpose SPI module that connects to the general-purpose SPI connector, J21.
- Three general-purpose SPI modules that connect to the Expansion headers J7 and J8. Intended for use with the V2C-Shield1 which provide an interface with the ADC and provide SPI on the headers. These are alt-functions on the EXP ports. See section 9 - Shield Support for mappings.
- One Color LCD module control.

The Self-test program provided with the MPS2+ includes example code for the color LCD module control interface.

The SPI ports connected to J21 can be configured as a master or a slave. The chip select line is configured as an input in slave mode to be used as frame/slave select.

Chip Selects are controlled by SCC register `fpga_misc` rather than the PL022 chip select output. See Table 4-5 : *System Control and I/O Memory Map* for more details.

## 4.7 SBCon (I<sup>2</sup>C)

The SMM implements four SBCon serial modules:

- One SBCon module for use by the Color LCD touch interface.
- One SBCon module to configure the audio controller.
- Two general purpose SBCon modules, that connect to the Expansion headers J7 and J8, are intended for use with the V2C-Shield1 which provide an I<sup>2</sup>C interface on the headers. See section 9 - Shield Support for mappings.

The Self-test program provided with the MPS2+ includes example code for the color LCD module control and Audio interfaces.

## 4.8 UART

The SMM implements five CMSDK UARTs:

- UART 0 - J10.
- UART 1 – XBEE on shield adaptor board.
- UART 2 – Reserved.
- UART 3 - Shield 0 on shield adaptor board.
- UART 4 - Shield 1 on shield adaptor board.

UART 1, 3 and 4 are alt-functions on the EXP ports. See section 9 - Shield Support for mappings.

## 4.9 Color LCD serial interface

The color LCD module has two interfaces:

- SPI for sending image data to the LCD.
- I<sup>2</sup>C to transfer data input from the touch screen.

These interfaces are connected to a STMicroelectronics STMPE811QTR Port Expander with Advanced Touch Screen Controller on the Keil MCBSTM32C display board (schematic listed in the reference section). The Keil display board contains an AM240320LG display panel and uses a Himax HX8347-D LCD controller. The display panel jumpers, J0-J3 are configured as “0010” selecting the SPI MPU mode.

Self-test provided with the MPS2+ includes example code for both interfaces.

## 4.10 Ethernet

The SMM design connects to an SMSC LAN9220 device through a static memory interface.

The self-test program includes example code for a simple loopback operation.

## 4.11 VGA

Address	Description
0x4100_0000 - 0x4100_FFFF 0x5100_0000 - 0x5100_FFFF	Writes to the current location of the cursor.
0x4110_0000 - 0x4113_FFFF 0x5110_0000 - 0x5113_FFFF	512x128 image area at the top right of the screen. 0x4110_0000 is the top left of the area and 0x4113_FFFF is the bottom right. HADDR[16:2] = YYYYYYXXXXXXXXX where X and Y are the horizontal and vertical pixel offset respectively.

**Table 4-3 : VGA Memory Map**

For the image data, each pixel requires one 32-bit word, therefore, a total of 256KB are needed. The values in the data buffer are packed as 4 bits per channel in the format 0x00000RGB.

The pixel in the top left-hand corner of the display occupies address 0x4110\_0000 with each successive row using an offset of 0x0000\_0400 from the previous row. For example, the leftmost pixel (LMP) of the 2<sup>nd</sup> row is at 0x4110\_0400 and the LMP of the 3<sup>rd</sup> row is at 0x4110\_0800. These addresses are aliased at 0x5110\_0400 and 0x5110\_0800.

## 4.12 Audio I<sup>2</sup>S

A simple FIFO interface generates and receives I<sup>2</sup>S audio.

Address	Name	Information
0x4030_1000 0x5030_1000	CONTROL	Control Register [31:18] : Reserved [17] : Audio CODEC reset control (output pin) [16] : FIFO reset [15] : Reserved [14:12] : RX Buffer IRQ Water Level - Default 2 (IRQ triggers when less than 2 word spaces available) [11] : Reserved [10: 8] : TX Buffer IRQ Water Level - Default 2 (IRQ triggers when more than 2 word spaces available) [7: 4] : Reserved [3] : RX Interrupt Enable [2] : RX Enable [1] : TX Interrupt Enable [0] : TX Enable
0x4030_1004 0x5030_1004	STATUS	Status register [31:6] : Reserved [5] : RX Buffer Full [4] : RX Buffer Empty [3] : TX Buffer Full [2] : TX Buffer Empty [1] : RX Buffer Alert (Depends on Water level) [0] : TX Buffer Alert (Depends on Water level)
0x4030_1008 0x5030_1008	ERROR	Error status register [31:2] : Reserved [1] : RX overrun - write 1 to clear [0] : TX overrun/underrun - write 1 to clear
0x4030_100C 0x5030_100C	DIVIDE	Divide ratio register (for Left/Right clock) [31:10] : Reserved [ 9: 0] LRDIV (Left/Right) Default = 0x80 12.288MHz / 48KHz / 2 (L+R) = 128
0x4030_1010 0x5030_1010	TXBUF	Transmit Buffer FIFO Data Register (WO) [31:16] : Left Channel [15: 0] : Right Channel
0x4030_1014 0x5030_1014	RXBUF	Receive Buffer FIFO Data Register (RO) [31:16] Left Channel [15: 0] Right Channel

Address	Name	Information
0x4030_1018 – 0x4030_12FC  0x5030_1018 – 0x5030_12FC	RESERVED	-
0x4030_1300  0x5030_1300	ITCR	Integration Test Control Register [31:1] : Reserved [0] : ITCR
0x4030_1304  0x5030_1304	ITIP1	Integration Test Input Register 1 [31:1] : Reserved [0] : SDIN
0x4030_1308  0x5030_1308	ITOP1	Integration Test Output Register 1 [31:4] : Reserved [3] : IRQOUT [2] : LRCK [1] : SCLK [0] : SDOUT

**Table 4-4 : Audio I<sup>2</sup>S Memory Map**

### 4.13 Audio Configuration

The SMM implements a simple SBCon interface based on I<sup>2</sup>C. It is used to configure the Cirrus Logic Low Power Codec with Class D Speaker Driver, CS42L52 part on the MPS2+ board.

## 4.14 FPGA system control and I/O

The SMM implements an FPGA system control block.


Address	Name	Information
0x4030_2000	FPGAIO->LED0	LED connections
0x5030_2000		[31:2] : Reserved [1:0] : LED R/W Resets to 0x0000_0000
0x4030_2004	RESERVED	
0x5030_2004		
0x4030_2008	FPGAIO->BUTTON	Buttons
0x5030_2008		[31:2] : Reserved [1:0] : Buttons R/W Resets to 0x0000_0000
0x4030_200C	RESERVED	
0x5030_200C		
0x4030_2010	FPGAIO->CLK1HZ	1Hz up counter
0x5030_2010		Resets to 0x0000_0000 R/W
0x4030_2014	FPGAIO->CLK100HZ	100Hz up counter
0x5030_2014		R/W Resets to 0x0000_0000
0x4030_2018	FPGAIO->COUNTER	Cycle Up Counter, Sourced from MAINCLK.
0x5030_2018		Increments when 32-bit prescale counter reach zero. R/W Resets to 0x0000_0000
0x4030_201C	FPGAIO->PRESCALE	Bit[31:0] – reload value <i>for</i> prescale counter.
0x5030_201C		R/W Resets to 0x0000_0000
0x4030_2020	FPGAIO->PSCNTR	32-bit Prescale counter – current value of the pre-scaler counter. The Cycle Up Counter increment when the prescale down counter reach 0. The pre-scaler counter is reloaded with PRESCALE after reaching 0. Counts down at 20MHz
0x5030_2020		R/W Resets to 0x0000_0000
0x4030_2024	RESERVED	
0x5030_2024		

Address	Name	Information
0x4030_204C	FPGAIO->MISC	Misc control
0x5030_204C		[31:10] : Reserved
		[9] : SHIELD1_SPI_nCS
		[8] : SHIELD0_SPI_nCS
		[7] : ADC_SPI_nCS
		[6] : CLCD_BL_CTRL
		[5] : CLCD_RD
		[4] : CLCD_RS
		[3] : CLCD_RESET
		[2] : RESERVED
		[1] : SPI_nSS
		[0] : CLCD_CS
		R/W

**Table 4-5 : System Control and I/O Memory Map**

## 4.15 Serial Configuration Controller (SCC)

The SMM implements communication between the microcontroller and the FPGA system through an SCC interface.



**Figure 4-1 : Diagram of the SCC Interface**

The read-addresses and write-addresses of the SCC interface do not use bits[1:0]. All address words are word-aligned.

Address	Name	Information
0x000	CFG_REG0	Bits[31:0] - Reserved



Address	Name	Information
0x004	CFG_REG1	Bits [31:8] - Reserved Bits [7:0] - MCC LEDs: 0 = OFF 1 = ON
0x008	CFG_REG2	Reserved
0x00C	CFG_REG3	Bits [31:8] - Reserved Bits [7:0] - MCC switches: 0 = OFF 1 = ON
0x010	CFG_REG4	Bits [31:4] - Reserved Bits [3:0] - Board Revision
0x014	RESERVED	-
0x018	RESERVED	-
0x01C	RESERVED	-
0x020 – 0x09C	RESERVED	-
0x0A0	SYS_CFGDATA_RTN	32bit DATA [r/w]
0x0A4	SYS_CFGDATA_OUT	32bit DATA [r/w]
0x0A8	SYS_CFGCTRL	Bit[31] - Start (generates interrupt on write to this bit) Bit[30] - R/W access Bits[29:26] - Reserved Bits[25:20] - Function value Bits[19:12] - Reserved Bits[11:0] - Device (value of 0/1/2 for supported clocks)
0x0AC	SYS_CFGSTAT	Bits[31:2] - Reserved Bit[1] - Error Bit[0] - Complete
0x0AD – 0x0FC	RESERVED	-
0x100	SCC_DLL	DLL lock register Bits [31:24] - DLL LOCK MASK[7:0] - These bits indicate if the DLL locked is masked. Bits [23:16] - DLL LOCK MASK[7:0] - These bits indicate if the DLLs are locked or unlocked Bits [15:1] - Reserved Bit[0] - This bit indicates if all enabled DLLs are locked
0x104 – 0xFF4	RESERVED	-
0xFF8	SCC_AID	SCC AID register is read only Bits[31:24] - FPGA build number Bits[23:20] - MPS2+ target board revision (A = 0, B = 1, C = 2) Bits[19:8] - Reserved Bits[7:0] - Number of SCC configuration register

Address	Name	Information
0xFFC	SCC_ID	SCC ID register is read only Bits[31:24] - Implementer ID: 0x41 = Arm Bits[23:20] - Reserved Bits[19:16] - IP Architecture: 0x4 = AHB Bits[15:4] - Primary part number: 521 = AN521 Bits[3:0] - Reserved

**Table 4-6 : SCC Register memory map**

# 5 Clock architecture

The following tables list clocks entering and generated by the SMM.

## 5.1 Clocks

### 5.1.1 Source clocks

The following clocks are inputs to the system.

Clock	Input Pin	Frequency	Note
OSC0	OSCCLK[0]	40MHz	Core clock (x2)
OSC1	OSCCLK[1]	24.58MHz	Reference clock
OSC2	OSCCLK[2]	25MHz	Peripheral clock
DBGCLK	CS_TCK	Set by debugger	JTAG input
CFGCLK	CLCD_PDH[13]	Set by MCC	SCC register clock from MCC
SPICFGCLK	CLCD_PDL[6]	Set by MCC	SPI clock for memory access

**Table 5-1 : Source clocks**

### 5.1.2 Internal clocks

The following clocks are generated internally from the source clocks.

Clock	Source	Frequency	Note
MAINCLK	OSC0	20MHz	
AUDMCLK	OSC1	12.29MHz	
AUDSCLK	OSC1	3.07MHz	
DBGCLK	OSC0	20MHz	
SPICLCD	OSC2	25MHz	
SPICON	OSC2	25MHz	
I2CLCD	OSC2	25MHz	
I2CAUD	OSC2	25MHz	
S32KCLK	OSC1	32kHz	
clk_100hz	OSC1	100Hz	
clk_zbtout	OSC0	20MHz	Phase shifted MAINCLK
traceclk	OSC0	20MHz	

**Table 5-2 : Generated internal clocks**

### 5.1.3 Clock outputs

The following clocks are generated internally and are output from the FPGA.

Clock	Output Port	Frequency	Note
spicld	CLCD_T_SCK	kHz	Software Configured
spicon	SPI_SCK	kHz	Software Configured
i2cclcd	CLCD_T_SCL	kHz	Software Generated
i2caud	AUD_SCL	kHz	Software Generated
i2c_shield0	EXP[5]	kHz	Software Generated
i2c_shield1	EXP[31]	kHz	Software Generated
spi_shield0	EXP[11]	kHz	Software Configured
spi_shield1	EXP[44]	kHz	Software Configured
spi_adc	EXP[19]	kHz	Software Configured
traceclk	CS_TRACECLK	20MHz	
clk_zbtout	SSRAM1_CLK[0]	20MHz	
clk_zbtout	SSRAM1_CLK[1]	20MHz	
clk_zbtout	SSRAM2_CLK	20MHz	
clk_zbtout	SSRAM3_CLK	20MHz	

**Table 5-3 : Generated external clocks**

### 5.1.4 Clocks connecting to the SSE-200 Subsystem

The following clocks connect to the SSE-200 Subsystem. There are both clocks provided to the SSE-200 Subsystem and clocks generated by it.

Clock	Source / Direction	Frequency	Note
MAINCLK	OSC0	20MHz	Main Clock Input
SYSCLK	Output	20MHz	Main System Clock
S32KCLK	S32KCLK	32kHz	Asynchronous 32KHz clock input
TRACECLK	Output	20MHz	TPIU trace port clock
SWCLKTCK	DBGCLK	20MHz	SW/JTAG DP clock
TRACECLKIN	traceclk	20MHz	TPIU trace port clock input

**Table 5-4 : SSE-200 Subsystem clocks**

## 6 FPGA Secure Privilege Control

The SSE-200 Subsystem's Secure Privilege Control and Non-secure Privilege Block provide expansion security control signals that control the various security gating units within the subsystem. The following table lists the connectivity of system security extension signal. More details are available in *Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual (Arm DDI 0574B)*.

Components Name	Components signals	Security Expansion Signals
DMA 0 MSC	msc_irq	S_MSCEXP_STATUS[0]
	msc_irq_clear	S_MSCEXP_CLEAR[0]
	cfg_nonsec	NS_MSCEXP[0]
DMA 1 MSC	msc_irq	S_MSCEXP_STATUS[1]
	msc_irq_clear	S_MSCEXP_CLEAR[1]
	cfg_nonsec	NS_MSCEXP[1]
DMA 2 MSC	msc_irq	S_MSCEXP_STATUS[2]
	msc_irq_clear	S_MSCEXP_CLEAR[2]
	cfg_nonsec	NS_MSCEXP[2]
DMA 3 MSC	msc_irq	S_MSCEXP_STATUS[3]
	msc_irq_clear	S_MSCEXP_CLEAR[3]
	cfg_nonsec	NS_MSCEXP[3]
APB PPC EXP 0	apb_ppc_irq	S_APBPPCEXP_STATUS[0]
	apb_ppc_clear	S_APBPPCEXP_CLEAR[0]
	cfg_sec_resp	SEC_RESP_CFG
	cfg_non_sec	APB_NS_PPCEXP0[15:0]
	cfg_ap	APB_P_PPCEXP0[15:0]
APB PPC EXP 1	apb_ppc_irq	S_APBPPCEXP_STATUS[1]
	apb_ppc_clear	S_APBPPCEXP_CLEAR[1]
	cfg_sec_resp	SEC_RESP_CFG
	cfg_non_sec	APB_NS_PPCEXP1[15:0]
	cfg_ap	APB_P_PPCEXP1[15:0]
APB PPC EXP 2	apb_ppc_irq	S_APBPPCEXP_STATUS[2]
	apb_ppc_clear	S_APBPPCEXP_CLEAR[2]
	cfg_sec_resp	SEC_RESP_CFG
	cfg_non_sec	APB_NS_PPCEXP2[15:0]
	cfg_ap	APB_P_PPCEXP2[15:0]
AHB PPC EXP 0	ahb_ppc_irq	S_AHBPPCEXP_STATUS[0]
	ahb_ppc_clear	S_AHBPPCEXP_CLEAR[0]
	cfg_sec_resp	SEC_RESP_CFG
	cfg_non_sec	AHB_NS_PPCEXP0[15:0]
	chg_ap	AHB_P_PPCEXP0[15:0]

Components Name	Components signals	Security Expansion Signals
AHB PPC EXP 1	ahb_ppc_irq	S_AHBPPCEXP_STATUS[1]
	ahb_ppc_clear	S_AHBPPCEXP_CLEAR[1]
	cfg_sec_resp	SEC_RESP_CFG
	cfg_non_sec	AHB_NS_PPCEXP1[15:0]
	chg_ap	AHB_P_PPCEXP1[15:0]
MPC SSRAM0	secure_error_irq	S_MPCEXP_STATUS[0]
MPC SSRAM1	secure_error_irq	S_MPCEXP_STATUS[1]
MPC SSRAM2	secure_error_irq	S_MPCEXP_STATUS[2]

**Table 6-1 : Security Expansion signals connectivity.**

The following table lists the peripherals that are controlled by APB PPC EXP 0. Each APB <n> interface is controlled by APB\_NS\_PPCEXP0[n] and APB\_P\_PPCEXP0[n].

APB PPC EXP 0 Interface Number <n>	Name
0	SSRAM1 Memory Protection Controller (MPC)
1	SSRAM2 Memory Protection Controller (MPC)
2	SSRAM3 Memory Protection Controller (MPC)
15:3	Reserved

**Table 6-2 : Peripherals Mapping of APB PPC EXP 0**

The following table lists the peripherals that are controlled by APB PPC EXP 1. Each APB <n> interface is controlled by APB\_NS\_PPCEXP1[n] and APB\_P\_PPCEXP1[n].

APB PPC EXP 1 Interface Number <n>	Name
0	SPI_0
1	SPI_1
2	SPI_2
3	SPI_3
4	SPI_4
5	UART_0
6	UART_1
7	UART_2
8	UART_3
9	UART_4
10	I2C_0
11	I2C_1
12	I2C_2
13	I2C_3
15:14	Reserved

**Table 6-3 : Peripherals Mapping of APB PPC EXP 1**

The following table lists the peripherals that are controlled by APB PPC EXP 2. Each APB <n> interface is controlled by APB\_NS\_PPCEXP2[n] and APB\_P\_PPCEXP2[n].

APB PPC EXP 0 Interface Number <n>	Name
0	SCC
1	AUDIO
2	FPGAIO
15:3	Reserved

**Table 6-4 : Peripherals Mapping of APB PPC EXP 2**

The following table lists the peripherals that are controlled by AHB PPC EXP 0. Each AHB <n> interface is controlled by AHB\_NS\_PPCEXP0[n] and AHB\_P\_PPCEXP0[n].

AHB PPC EXP 0 Interface Number <n>	Name
0	VGA
1	GPIO_0
2	GPIO_1
3	GPIO_2
4	GPIO_3
5	PSRAM / ETHERNET
15:6	Reserved

**Table 6-5 : Peripherals Mapping of AHB PPC EXP 0**

The following table lists the peripherals that are controlled by AHB PPC EXP 1. Each APB <n> interface is controlled by AHB\_NS\_PPCEXP1[n] and AHB\_P\_PPCEXP0[n].

AHB PPC EXP 0 Interface Number <n>	Name
0	DMA_0
1	DMA_1
2	DMA_2
3	DMA_3
15:4	Reserved

**Table 6-6 : Peripherals Mapping of AHB PPC EXP1**

The following table lists the Master Security Controllers (MSCs) that are controlled by NS\_MSCEXP signals. These control signals are used to map each peripheral connected to their associated MSCs as Secure or Non-Secure Masters.

NS_MSCEXP bits	Name
0	MSC cfg_nonsec for DMA0
1	MSC cfg_nonsec for DMA1
2	MSC cfg_nonsec for DMA2
3	MSC cfg_nonsec for DMA3
15:4	Reserved

**Table 6-7 : Peripherals Mapping of AHB PPC EXP1**

# 7 Interrupt Map

The Interrupts in the FPGA subsystem extend the SSE-200 Subsystem Interrupt map by adding to the expansion area as follows:

Interrupt Input	Interrupt Source
NMI	Combined Secure Watchdog, S32K Watchdog and NMI_Expansion
IRQ[0]	Non-Secure Watchdog Reset Request
IRQ[1]	Non-Secure Watchdog Interrupt
IRQ[2]	S32K Timer
IRQ[3]	Timer 0
IRQ[4]	Timer 1
IRQ[5]	Dual Timer
IRQ[6]	Message Handling Unit 0 CPU <sub>n</sub> Interrupt
IRQ[7]	Message Handling Unit 1 CPU <sub>n</sub> Interrupt
IRQ[8]	Reserved
IRQ[9]	MPC Combined (Secure)
IRQ[10]	PPC Combined (Secure)
IRQ[11]	MSC Combined (Secure)
IRQ[12]	Bridge Error Combined Interrupt (Secure)
IRQ[13]	CPU <sub>n</sub> Instruction Cache Interrupt
IRQ[14]	Reserved
IRQ[15]	SYS_PPU
IRQ[16]	CPU0_PPU
IRQ[17]	CPU1_PPU
IRQ[18]	CPU0DBG_PPU
IRQ[19]	CPU1CBG_PPU
IRQ[20]	Crypto PPU (if CryptoCell is present)
IRQ[21]	Reserved
IRQ[22]	RAM0_PPU
IRQ[23]	RAM1_PPU
IRQ[24]	RAM2_PPU
IRQ[25]	RAM3_PPU
IRQ[26]	DBG_PPU
IRQ[27]	Reserved
IRQ[28]	CPU <sub>n</sub> CTIIRQ0
IRQ[29]	CPU <sub>n</sub> CTIIRQ1
IRQ[30]	CORDIOTXCOMB (if Cordio is present)
IRQ[31]	CORDIORXCOMB (if Cordio is present)
IRQ[32]	UART 0 Receive Interrupt
IRQ[33]	UART 0 Transmit Interrupt
IRQ[34]	UART 1 Receive Interrupt



IRQ[35]	UART 1 Transmit Interrupt
IRQ[36]	UART 2 Receive Interrupt
IRQ[37]	UART 2 Transmit Interrupt
IRQ[38]	UART 3 Receive Interrupt
IRQ[39]	UART 3 Transmit Interrupt
IRQ[40]	UART 4 Receive Interrupt
IRQ[41]	UART 4 Transmit Interrupt
IRQ[42]	UART 0 Combined Interrupt
IRQ[43]	UART 1 Combined Interrupt
IRQ[44]	UART 2 Combined Interrupt
IRQ[45]	UART 3 Combined Interrupt
IRQ[46]	UART 4 Combined Interrupt
IRQ[47]	UART Overflow (0, 1, 2, 3 & 4)
IRQ[48]	Ethernet
IRQ[49]	Audio I2S
IRQ[50]	Touch Screen
IRQ[51]	SPI #0 (SPI Header)
IRQ[52]	SPI #1 (CLCD)
IRQ[53]	SPI #2 (Shield ADC)
IRQ[54]	SPI #3 (Shield 0 SPI)
IRQ[55]	SPI #4 (Shield 1 SPI)
IRQ[56]	DMA #0 Error Interrupt Request
IRQ[57]	DMA #0 Terminal Count Interrupt Request
IRQ[58]	DMA #0 Combined Interrupt Request
IRQ[59]	DMA #1 Error Interrupt Request
IRQ[60]	DMA #1 Terminal Count Interrupt Request
IRQ[61]	DMA #1 Combined Interrupt Request
IRQ[62]	DMA #2 Error Interrupt Request
IRQ[63]	DMA #2 Terminal Count Interrupt Request
IRQ[64]	DMA #2 Combined Interrupt Request
IRQ[65]	DMA #3 Error Interrupt Request
IRQ[66]	DMA #3 Terminal Count Interrupt Request
IRQ[67]	DMA #3 Combined Interrupt Request
IRQ[68]	GPIO 0 Combined Interrupt
IRQ[69]	GPIO 1 Combined Interrupt
IRQ[70]	GPIO 2 Combined Interrupt
IRQ[71]	GPIO 3 Combined Interrupt
IRQ[87:72]	GPIO 0 individual interrupts
IRQ[103:88]	GPIO 1 individual interrupts
IRQ[119:104]	GPIO 2 individual interrupts
IRQ[123:120]	GPIO 3 individual interrupts

**Table 7-1 : FPGA Expansion Interrupt Map.**

## 7.1 UARTS Interrupts

There are five CMSDK UARTs in the system, and each has the following interrupt pins:

- TXINT
- RXINT
- TXOVRINT
- EXOVRINT
- UARTINT

The TXINT, RXINT and UARTINT interrupt signal of each UART drive a single interrupt input of each of the M33 CPUs. In addition, The TXOVRINT and EXOVRINT interrupt signals of all five UARTs, ten signals in all, are logically ORed together to drive IRQ[47].

## 8 Debug configuration

### 8.1 Debug access ports

SSE-200 is configured with three access ports. Use access ports one and two to connect to the two Cortex-M33 cores. The figure below shows Keil uVision5 configured to connect to access port 1.




Figure 8-1 : Debug access port settings

### 8.2 Supported debug and trace interfaces

P-JTAG Processor debug and SWD are both supported.

### 8.3 DS-5 16-bit trace pod

When debugging using DS-5 and its 16-bit trace pod, debug may fail to initialize correctly. The MPS2+ FPGA board requires a GND detect pin to be pulled low before power on in order to disable the internal CMSIS-DAP. The DS-5 16-bit trace pod does not pull the GND detect pin low. To enable debug support for the DS-5 16-bit trace pod, add the following line to the config.txt file at the top level of the MPS2+ memory card and reboot the board.

```
DAP: FALSE ;TRUE = Enable DAP, FALSE = Disable
```

## 8.4 ICache with software breakpoint debug

There is a known issue when using ICache with software breakpoint debug. The debugger software breakpoint assumes system memory coherence behavior, which is not a default feature of an enabled ICache (in an SSE-200 default configuration).

Conditions where this occurs are defined as:

- Debugger does not perform cache maintenance operations
- The requested breakpoint in the cached memory range of ICache
- The address of the requested breakpoint is in writable memory

Implications of the issue on debug:


- The exact implications vary depending on the properties of the debug access used to insert the breakpoint and the cache status at the time of breakpoint insertion.
- The common implications are that a debug session becomes unstable, the inserted breakpoints malfunction and may remain in the code memory after debug session ended.

To work around the known issue, the debugger must either:

- Not use a software breakpoint (on cacheable instructions).
- Use the software breakpoint only when the cache is disabled.
- Ensure invalidation tasks are completed (which can only be applied to the contents of a full cache).

## 9 Shield Support

This SMM can support up to two external shield devices with the addition of the Arm V2C-SHIELD (HBI-0289) expansion board to the MPS2+ FPGA Prototyping board (V2M-MPS2+). To enable the Shield support, three SPI, three UART and two I<sup>2</sup>C interfaces are multiplexed with GPIO over the Expansion Headers.



**Figure 9-1 : Shield Device Expansion**

Multiplexing is controlled by the alternative function output from the associated GPIO Register.

EXP Signal	GPIO Source Port	Alternative Function	Description
EXP[0]	GPIO0 [0]	UART3 RXD	Shield0 UART Receive
EXP[4]	GPIO0 [4]	UART3 TXD	Shield0 UART Transmit
EXP[5]	GPIO0 [5]	SBCON2 SCL	Shield0 I <sup>2</sup> C Clock
EXP[15]	GPIO0 [15]	SBCON2 SDA	Shield0 I <sup>2</sup> C Data
EXP[11]	GPIO0 [11]	SPI3 SCK	Shield0 SPI Clock
EXP[12]	GPIO0 [12]	SPI3 SS	Shield0 SPI Chip Select
EXP[13]	GPIO0 [13]	SPI3 MOSI	Shield0 SPI Data Out
EXP[14]	GPIO0 [14]	SPI3 MISO	Shield0 SPI Data In
EXP[26]	GPIO1 [10]	UART4 RXD	Shield1 UART Receive
EXP[30]	GPIO1 [14]	UART4 TXD	Shield1 UART Transmit
EXP[31]	GPIO1 [15]	SBCON3 SCL	Shield1 I <sup>2</sup> C Clock
EXP[41]	AHB GPIO2 [9]	SBCON3 SDA	Shield1 I <sup>2</sup> C Data
EXP[38]	AHB GPIO2 [6]	SPI4 SS	Shield1 SPI Chip Select
EXP[39]	AHB GPIO2 [7]	SPI4 MOSI	Shield1 SPI Data Out
EXP[40]	AHB GPIO2 [8]	SPI4 MISO	Shield1 SPI Data In
EXP[44]	AHB GPIO2 [12]	SPI4 SCK	Shield1 SPI Clock
EXP[16]	GPIO1 [0]	SPI2 SS	ADC SPI Chip Select
EXP[17]	GPIO1 [1]	SPI2 MISO	ADC SPI Data In
EXP[18]	GPIO1 [2]	SPI2 MOSI	ADC SPI Data Out
EXP[19]	GPIO1 [3]	SPI2 SCK	ADC SPI Clock
EXP[21]	GPIO1 [5]	-	User button 0
EXP[22]	GPIO1 [6]	-	User button 1

**Table 9-1 : Shield Alternative Function Pinout**

# 10 Configurations

## 10.1 SSE-200 Subsystem

The SSE-200 Subsystem has several configurable options. These options are documented in *Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual*, section A.8 Top-level parameters. Where this application note uses a non-default value, the configuration settings used are listed below.

Parameter	Implemented Values	Default Values	Description
CPU0WAIT_RST	1	0	CPU wait at boot '0' boot normally, '1' wait at boot. The MCC controller releases CPU0WAIT by writing to a register after user code is loaded to system memory at startup.
CPU0_EXP_NUMIRQ	92	64	Specifies the number of expansion interrupt. This means that the M33 NVIC has $92+32 = 124$ interrupts.
CPU1_EXP_NUMIRQ	92	64	Specifies the number of expansion interrupt. This means that the M33 NVIC has $92+32 = 124$ interrupts.
CPU0_EXP_IRQDIS	0	CPU0_EXP_IRQDIS_DEF [CPU0_EXP_NUMIRQ-1:0]	When a bit is set to 1, it disables the corresponding interrupt logic on CPU element 0.
CPU1_EXP_IRQDIS	0	CPU1_EXP_IRQDIS_DEF [CPU1_EXP_NUMIRQ-1:0]	When a bit is set to 1, it disables the corresponding interrupt logic on CPU element 1.

**Table 10-1 : SSE-200 configuration option**

## 10.2 Cortex-M33

Refer to document *Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual*, section A.8 Top-level parameters for parameters used in SSE-200 Subsystem to configure the Cortex-M33 CPU cores.